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FOREWORD
This report is a summary of the work performed on
NASA Contract NAS8-31944. The investigation teas
conducted for the National Aeronautics and Space
Administration, George C. Marshall Space Flight
Center, Huntsville, Alabama. The Contracting
i	 Officer's Technical Representative was Mr. F.
Villella.
I The short-term objective of this preliminary study
I	 of transisters, diodes, and FETS is to evaluate
the reliability of these discrete devices, from
different manufacturers, when subjected to power
I and temperature step stress tests.
The long-term objective is to gain more knowledge
of accelerated stress testing for use in future
testing of discrete devices, as well as to
determine which type of stress should be applied
I
to a particular device or design.
This report is divided as follows: description of
I tests, figures, tables, and appendix.
ai
JANTX1N5415
TABLE OF CONTENTS
1.0 INTRODUCTION
2.0 TEST REQUIREMENTS
2.1 Electrical
2.2 Stress Circuit
I 2.3 Group I - Power Stress
2.4 Group II - Temperature Stress I
2.5 Group III - Temperature Stress II
I	 3.0 DISCUSSION OF TEST RESULTS
3.1 Group I - Power Stress
I
3.1.1 Semtech
3.1.2 Micro Semiconductor.
3.1.3 Statistical Summary - Group I
3.2 Group II - Temperature Stress II
3.2.1 Semtech
3.2.2 Micro Semiconductor
3.2.3 Statistical Summary - Group II
3.3 Group III - Temperature Stress II
3.3.1 Semtech
3.3.2 Micro Semiconductor
I 3.3.3 Statistical Summary - Group III
4.0 FINAL DATA SUMMARY
5.0
I
I
CONCLUSIONS
I
t	 i
i
Page
1
1
1
1
2
2
3
3
4
4
5
5
6
6
6
7
7
8
iii
111:^^	 JANTXIN5415
LIST OF ILLUSTRATIONS
Figure Title Page
1 Power and Temperature Stress Circuit
for JANTXIN5415 11
2 Cumulative Percent Failures Versus
Junction Temperature, Semtech 12
3 Time Steps Versus Junction
I
Temperature, Semtech 13
4 Cumulative Percent Failures Versus
Junction Temperature, MicroI
Semiconductor 14
5 Time Steps Versus Junction
Temperature, Micro
Semiconductor 15
I	 A- 1 SIN 7366.	 Magnification lOX 30
A-2 SIN 7392.	 Magnification 1OX 30
I	 A- 3 SIN 7419.	 Magnification 1OX 31
B-1
I
I
I
I
I
I
SIN 7397.	 Magnification 1OX 34
iv
JAMfX1N5415
^~ ti-1Jr t
i
LIST OF TABLES
Table Title
1 Test Flow Diagram
2 Parameters and Test Conditions
3 Power Stress Burn-In Conditions
4 Group I - Power Stress Data
Summary
5 Group II - Temperature Stress I
Data Summary
6 Group III - Temperature Stress II
Data Summary
7 Final Data Summary
8 Step Stress Catastrophic Failure
Summary
9 Step Stress Parametric Failure
Summary
i
Pie
16
17
17
19
21
22
23
24
25
v
rC^D	 JANTXIN5415
	
1.0
	
INTRODUCTION
DCA Reliability Laboratory, under Contract
NAS8-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
Iapplied to a variety of semiconductor devices.
This report covers the diode JANTX1N5415
I	 manufactured by SEMTECH and MICRO SEMICONDUCTOR.
I A total of 48 samples from each manufacturer were
submitted to the process outlined in Table 1. In
addition, two control sample units were maintained
Ifor verification of the electrical parametric
testing.
	
2.0	 TEST REQUIREMENTS
	
2.1	 Electri,-al
All test samples were subjected to the electrical
tests outlined in Table 2 after completing the
prior power/temperature step stress point. These
tests were performed using the Fairchild Model 600
High-Speed Computer-Controlled Tester. Additional
bench testing was also required on the devices.
	
2.2	 Stress Circuit
The test circuit shown in Figure 1 was used to
power all the test devices during the power/temper-
ature stress conditions. The voltage was set by VF
and the current was varied in order to comply with
the specified power rating for the device. At
least one of the devices was subjected to maximum
rated power (MRP). All remaining devices were
I
h IML S
I
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subjected to no less than 908 cf MRP. See Figure 1
for load resistance values and voltages.
	
2.3
	 Group I - Power Stress
Thirty-two units, 16 from each manufacturer, were
submitted to the Power Stress Process. The diodes
were stressed in 500-hour steps at 50, 100, 125,
150 and 175 percent of maximum rated power (MRP)
for 2500 hours or until 50% or more of the devices
w
in a sample lot failed.* Electrical measurements
were performed on all specified electrical
parameters after each power step. See Ta-
ble 1.	 (*See Notes at end of text.)
	
2.4	 Group II - Temperature Stress I
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress I Process.
Group II was subjected to 1600 hours of stress at
maximum rated power in increments of 160 hours.
The temperature was increaser in steps of 250C,
commencing at 75 0C and terminating at 300 0C or
until 508 or more of the devices failed.* Electri-
cal measurements were performed on all specified
electrical parameters after each temperature step.
See Table 1.
	
2.5	 Group III - Temperature Stress II
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress II Process.
Group III was subjected to 112 hours of stress at
maximum rated power in increments of 16 hours. The
temperature was increased in steps of 250C,
commencing at 150 0C and terminating at 300 0C or
until 508 or more of the devices in a sample lot
2
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failed.* Electrical measurements were performed
on all specified electrical parameters after each
temperature step. See Table 1.
3.0	 DISCUSSION OF TEST RESULTS
I3.1	 Group I - Power Stress
I
3.1.1	 Sem_ tech. The Semtech sample lot completed 550
hours of Group I Testing at which point 50% of the
I
lot failed. The lot continued processing an
additional 700 hours and had three more failures.
I The first failures occurred 150 hours into the 50%
MRP step. Serial numbers 7387, 7388, 7389, 7391
and 7392 failed due to excessive I  leakage. The
Inext failures occurred 250 hours into the 50% MRP
step. Serial numbers 7390 and 7393 failed due to
I
excessive I  leakage. Serial numbers 7388 and 7389
had remained in the testing and became visual
rejects. (See Note B, Table 8). The next failure
occurred 50 hours into the 100% MRP step. Serial
number 7363 was a visual catastropic reject. The
next failure occurred 500 hours into the 100% MRP
step. Serial number 7362 failed due to excessive
I I  leakage. The next failures occurred 250 hourrs
into the 125% MRP step. Serial numbers 736G
I
and 7367 were visual rejects. (See Note B,
Table 8.) Typical characteristics of this lot's
I
performance were:
1) The mean value for I R changed 349.8nA
I	 from an initial mean of 33.40nA to a final
mean of 382.2nA.
2) The mean value for VF1 changed
I	 17.00mV from an initial mean of 1.268V to
3
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a final mean of 1..285V.
3) The mean value for VF2 changed
4.100mV from an initial mean of 928.2mV to
a final mean of 932.3mV.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.2 Micro Semiconductor. The Micro Semiconductor
sample lot completed the entire 2500-hours of
Group I Testing with four catastrophic failures.
The first failures occurred 500 hours into the
150% MRP step. Serial numbers 7419, 7420 and 7421
were visual rejects. (See Note B, Table 8). The
last failure occurred 25 hours into the 175% MRP
step. Serial number 7425 failed due to excessive
I  leakage. Typical characteristics of this lot's
performance were:
1) The mean value for I  changed 90.6OnA
from an initial mean of 466.6nA to a final
mean of 376.OnA.
2) The mean value for VF1 changed
10.10mV from an initial value of 921.5mV
to a final mean of 911.4mV.
3) The mean value for VF2 changed
2.700mV from an initial mean of 764.8mV
to a final mean of 762.lmV.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.3 Statistical Summary - Group I. Table 4 outlines
the results of Group I - Power Stress Process for
each of the three electrical parameters and all
measurement points for both Semtech and Micro
Semiconductor.
4
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3.2	 Group II - TemperatL}re Stress I
3.2.1	 Semtech. The Semtech sample lot completed 160
I
hours of the Group II Testing before the lot was
stopped because of a 50% failure rate. The
I failures occurred 160 hours into the 75 0C-tempera-
ture step. Serial numbers 7395, 7396, 7397, 7398,
7399, 7400, 7401 and 7402 failed due to excessive
I I  leakage. Typical characteristics of this lot's
performance were:
I1) The mean value for IR changed 2.712mA
from an initial mean of 24.14nA to a final
I
mean of 2.17lmA.
2) The mean value for VFl changed
I	 300.OPV from an initial mean of 917.LmV to
a final mean of 916.8mV.
The control units for this sample lot remained
Iconstant throughout the entire Group II Testing.
I3.2.2	 Micro Semiconductor. The MSC sample lot completed
the entire 1600 hours of Group II Testing with no
I
catastrophic failures. Typical characteristics of
this lot's performance were:
I	 1)) The mean value for I  changed
3.926uA from an initial mean of 280.7nA
to a final mean of 4.20711A.
I2) The mean value for VF1 changed
2.400mV from an initial mean of 906.2mV
Ito a final mean of 908.6mV.
3) The mean value for VF2 changed
I	 4.7OOmV from a^: initial mean of 767.9mV
to a final mean of 763.2mV.
I
The control units for this sample lot remained
constant throughout the entire Group II Testing.
5
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3.2.3 Statistical Summary - Group II. Table 5 of this
report outlines the results of Group II -
Temperature Stress I for each of the three
electrical parameters and all of the measurement
points pertaining to both Semtech and Micro
Semiconductor.
i
3.3	 Group III - Temperature Stress II
I	 •
3.3.1	 Semtech. The Semtech sample lot completed the
Ientire 112 hours of Group II Testing with seven
catastrophic failures. The first failures occurred
16 hours into the 150 0C-temperature step. Serial
numbers 7404, 7405, 7406, 7407, 7409 and 7410
I failed due to excessive I  leakage. The next
failure occurred 16 hours into the 175 0C-tempera-
ture step. Serial number 7408 failed due to
Iexcessive I 	 leakage. Serial number 7376 was
reported missing 16 hours into the 200 0C-tempera-
Iture step. Typical characteristics of this sample
lot's performance Caere:
I
1) The mean value for I  changed 165.8nA
from an initial value of 19.52nA to a final
I	 mean of 185.3nA.
2) The mean value for VF1 changed
12.00mV from an initial mean of 1.276V to
Ia final mean of 1.264V.
3) The mean value of VF2 changed 7.200mV
Ifrom an initial value of 938.lmV to a final
value of 930.9mV.
I
The control units for this sample lot remained
constant throughout the entire Group III Testing.
I3.3.2	 Micro Semiconductor. The MSC sample lot completed
6
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the entire 112 hours of croup III Testing with no
catastrophic failures. Typical examples of this
lot's performance were:
1) The mean value for I  changed 44.2OnA
from an initial mean of 279.6nA to L final
mean of 323.8nA.
2) The mean value for VF1 changed
3.800mV from an initial mean of 936.1mV to
a final mean of 939.9mV.
3) The mean value for VF2 changed	 •
2.700mV from an initial mean of 781.OmV to
a final mean of 778.3mV.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.3 Statistical Summary - Group III. Table 6 outlines
the results of Group III - Temperature Stress II
Testing, for each of the electrical parameters and
all of the measurement points for both Semtech and
Micro Semiconductor.
4.0	 FINAL DATA SUMMARY
Table 7 statistically summarizes the change in the
mean value from the zero-hour data to the final
data. The graphs of Figures 2 and 4 plot the
cumulative percent failures versus the temperature
stress level for Group II - Temperature Stress I,
and Group III - Temperature Stress II. The graphs
of Figures 3 and 5 plot the time step for Group II
(160 hours) and Group III (16 hours) versus the
temperatures T 1 and T2 calculated from Figures 2
and 4. Tables 8 and 9 summarize the failures
encountered for all three stress groups. The
failures are separated into two categories:
7
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I
catastrophic failures in Table 8 and parametric
failures in Table 9. The data from Table 8 were
used as a source for the graphs in Figures 2
I and 4. Figures 2 and 4 were used as a source for
the graphs in 3 and 5, respectively. Junction
temperature is plotted on an inverse hyperbolic
Iscale.
I	 5.0	 CONCLUSIONS
While the Semtech sample lots suffered large
I
failure rates in all three stress tests, the Micro
Semiconductor sample lots experienced no failures
I	 in the Group II and III Testing and only four in
the Group I Testing.
There were two types of failures throughout all
Ithree stress tests for both manufacturers. One was
a visual catastrophic reject. The failures were
Istill within the electrical limits of the test
when they became visual failures due to a loss of
an external lead.
The second type of failure was the reverse bias
I leakage. The main cause of this failure was the
conductive external paint on the diodes. When the
continuity of the paint was interrupted by means
Iof sandpaper, the reverse leakage fell to
acceptable levels.
IA complete plot showing cumulative failure
distribution and activation energy for Semtech
I
could not be extrapolated due to an early
excessive failure rate in the Group II Testing
I (Figures 2 and 3). A plot for the Micro Semiconduc-
tor lot could not be plotted due to an absence of
failure points in the Groups II and III Testing
I(Figures 4 and 5).
J	 8
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A broken circle around a marked point on the graph
indicates a freak failure not calculated as part
of the regression line. A solid circle around a
marked point indicates an isolated main failure
point. The regression line was calculated using
I
the least squares method.
The activation energy was calculated from theI formuIP :	 -
I
8.63	 X 10 -5	eV/oK
t l 1 1I	 E_	 ,fn
t2 (	 T1+273
_
/	 C- T2 +273	 J eV
I Where:
	 t 1 =	 step	 of	 Group II	 -	 Temp Stress	 1 =160 hrs.
I
t 2 =	 step	 of	 Group III	 -	 Temp Stress II	 = 16	 hrs.
T 1 =	 temperature
	
in o C	 of	 16% failure for Group
	
11.
T 2
I
=	 temperature
	
in 0  of	 16% failure for Group	 III.
9
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INOTE:
* Conditions for failure:
i	 A)	 Open or short
I	 B)	 Leakage exceeds the maximum limit by 100 times
i	 C)	 Other parameters exceed MIL limits by 50% or more.
10
SWITCHING DIODES
N = 1 G
R 1 = 1V/ I + 1%
P d = IE
t
JANTX1N5415111:x%
I,
FIGURE 1
Power/Temperature Stress Circuit
for JANTXIN5415
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TA'?LE 1
I
TEST FLOW DIAGRAM
INITIAL
ELECTRICAL
I	 TESTS
Per Table 2
Temperature Step
Non-Operating	 Power Stress
	 Stress I
Control Group	 TA = 2 5°C	 100 Percent MRP
Note 3
I
	0.50 MRP	
I	
= 750C
	
500 Hours	 I	 A
Note 1	 t = 160 Hours
I	 1.0 MRP	
T = 100 oC
	500 Hours	
A 
Note 1	 t = 160 Hours
	
I1.25 MRP	 T = 125°C
	
500 Hours	 A
I
	
	 t = 160 Hours
Note 2
(16)
Temperature Step
Stress II
100 Percent MRP
Note 4
TA = 150°C
t = 16 Hours
TA = 175°C
t = 16 Hours
TA
 = 200°C
t = 16 Hours
1.5 MRP
I500 Hours	 25°C Steps
	
25°C Steps
Note 2	 7
I1.75 MRP	 TA = 300°C	 TA = 300°C
500 Hours
t = 160 Hours	 t = 16 Hours
I
Note 2
-Quantity per manufacturer (Semtech and Micro Semiconductor)
NOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
I2)	 Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
I
I	 ,
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TABLE; ?.
PARAMETERS AND ".'EST CONDITIONS
PARAMETER ;ONDITIONS
SPEC.	 LIMIT CAT.	 LIMIT
UNITSMIN MAX MIN MAX
I  V 	 = 50V - 1.0 - 100.0 UA
VF1 IF = 9A (Pulsed) .6 1.5 .3 2.25 V
VF2 1  = 2A (Not Pulsed) .6 1.2 .3 •1.8 V
NOTES:
In addition, any open or short shall be considered catastrophic
TABLE 3
POWER STRESS BURN-IN CONDITIONS
VF =
I F	= Percent PD
1.8A 50
3.6A 100
4.5A 125
5.4A 150
6.3A 175
17
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NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
except for readings greater than 9.99mA
which have an absolute accuracy of +2%
of the reading and + one digit. The data
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
temperature, excepting the minor
statistical computer error of supplying
a constant number of significant digits.
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APPENDIX A
FAILURE ANALYSIS
POWER STRESS
ADC:i\	 JANTX1N5415
FAILURE ANALYSIS
Date
	
1 December 1978
J/N	 2CN242-14A	 PIN	 1N5415	 MFR SEMTECH
FAILURE VERI FICATION:
Limit:
100 A Max.
PIV I	 @ V	 @ INITIAL INITIAL
SIN -volts- R F REJ. AT TEST REJ. FOR:
50 V. dc do SEQUENCE NO.:
7363 380 <	 0.IUA 11	 (100% MRP Lead off
550 Hrs.)
7366 330 <	 0.1PA 27	 (125% MRP Lead off
1250 Hrs.)
7392 400 Uns, Inv 110UA 05 (50% MRP Lead off
150	 firs.)
VISUAL INSPECTION
All three Semtech samples have lost their external paint.
S/N 7363 and 7366 have a detached external lead (see Figure A-1).
S/N 7392 has cracked glass (see Figure A-2).
trace present. Cannot meet stated test
**
hFE conditions.	 (Leaky)
FE trace very leaky.
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FAILURE ANALYSIS
Date
	 1 December 1978
J/N	 2CN242-14A	 P/N	 IN5415	 MFR MICRO SEMICONDUCTOR
FAILURE VERIFICATION:
Limit.
PIV INITIAL INITIAL
SIN -volts- IF @ VF @ REJ. AT TEST REJ. FOR:
SEQUENCE NO. s
50 V. do do
7419 80 < O.lUA 41	 (150% MRP Lead off
2025 Hrs.)
7420 78 < 0.2uA 41	 (150% MRP Lead off
2025 Hrs.)
7421 98 <
	
0.1pA 41	 (150% MRP Lead off
2025 Hrs.)
INTERNAL VISUAL INSPECTION
All three Micro Semiconductor samples have lost their external paint and have a detached
external lead (see Figure A-3).
* h FE trace present. Cannot meet stated test conditions.	 (Leaky)
** h FE trace very leaky.
- - - - - - - - - - - - - - - - - - - -
- - - - -
- - - - - - - - - -
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
it
JAN-^X1N5415
I	 CONCLUSIONS
All of the samples except Semtech SIN 7392 were
still within the electrical limits of the MSFC
Itest when they became visual failures due to loss
of an external lead. These structural failures
Iwere caused by exceeding the thermal design limits
of the parts.
I Semtech SIN 7392 Exhibits instability and surface
inversion due to moisture and other impurities
which entered through the cracked glass.
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FIGURE A-1
S/N 7366. Typical Semtech Sample
With Detached Lead, 10X.
FIGURE A-2
S/N 7392, Semtech Sample
Shoring Cracked Glass, 10X.
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FIGURE A-3
S/N 7419. Typical Micro Semiconductor
Sample Displaying Detached Lead, 10X.
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APPENDIX B
FAILURE ANALYSIS
I	 TEMPERATURE STRESS
I
I
f
I
I
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FAILURE ANALYSIS
Date
	
1 December 1978
J/N	 2CN242-14B	 PIN	 1N5415	 MFR SEMTECH
FAILURE VERIFICATION:
Limit:
PIV I 
	 @ VF @ INITIAL INITIAL
SIN -volts- REJ. AT TEST REJ. FOR:
50 V. do do SEQUENCE NO.;
7397 *R = 40K >1mA 03	 (750 C IR
** 425 <0.1vA 160 Hrs.)
7:399 *R = 50K > 1mA 03	 (750 C IR
** 380 <0.1pA 160 Hrs.)
7401 *R = 800K >50pA 03	 (750 C I 
** 375 <0.1pA 160 Hrs.)
VISUAL INSPECTION
No visual anomalies were present.
CONCLUSION
I These Semtech samples failed the reverse bias leakage test because of conductive externalpaint. When the continuity of the paint was interrupted by means of Candpaper,	 the reverse
leakages fell to acceptable levels	 (see Figure B-1).
I The glass on these samples was not hygroscopic as seen on previous Semtech samples.
* Resistive leakage is due to conductive external paint.I	
** These readings were taken after interrupting the paint
conductive path.
i
*h FE trace present. Cannot meet stated test conditions. 	 (Leaky)
**h FE trace very leaky.
I
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FI ;URE B-1
I	 S/N 7397, Semtech Sample, 10X.
Interruption of paint conductive
path by abrasive paper.
i
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